SHRI MADHWA VADIRAJA INSTITUTE OF TECHNOLOGY AND MANAGEMENT

(A Unit of Shri Sode Vadiraja Mutt Education Trust®, Udupi) Accredited by NAAC with 'A' grade | Affiliated to VTU, Belagavi Approved by AICTE, New Delhi & Recognized by Govt. of Karnataka Vishwothama Nagar, Bantakal - 574115, Udupi District, Karnataka.



Activity Request form

Academic Year	2019-2020					
Department/Section/ Committee/Cell	Department of Electronics & Communication Engineering / ISTE					
Name of the Activity	FDPon VLSI Chip Design and Verificationusing Mentor Graphics EDATool					
Target Audience	Faculty members of ECE department					
Activity Date(s)	22-23July2019	Time	9:30am-4:30 pm			
Venue	VLSILab,Dept.of ECE					
Resource Person	Mr.VijendraV. Application Engineer,CoreEL Technologies					

Financial support required from the Institute	NO
Shashikala R Name of the Coordinator	Hay 181719. Signature with date
Signature of the HoD (If applicable)	M. My 1817/19 Signature of the ISTE Coordinator

Remarks by IQAC

lay be conducted

NO

very good step.

Remarks by Principal

Signature

Instructions

Coordinators are requested to get the approval from the Principal at least one week before the activity.

Name of the activity:

- Invited Talk, Seminar, Workshop, Competitions
- Placement training programs to Students
- Placement drives
- FDP, EDP, Conference, staff development program
- First year Orientation day, Annual Day, Varnotsava, Graduation day, Sports day, games competitions, Avishkar, IIOT, Project Exhibition, Farewell Program
- Inauguration/Valedictory of Cell/Clubs
- Alumni meet, PTA meet
- College promotional activity, career guidance program

Target Audience (with expected number of participants):

Staff- Teaching or Non-teaching/ department

Students - Only registered students/compulsory

Student details with class and departments

Resource Person: Name, Designation, Address and contact Number.

Expected expenditure: Includes Honorarium to resource person, TA/DA, Certificates, Food, Banner, Prize money etc.

For the department activity, coordinators are requested to get the approval from the concerned department Heads, and then submit it to IQAC.

IQAC in turn verify the committee perspective plan, activities of the other committees to avoid overlapping of the activities, gives the remarks accordingly and forward the form to the Principal for the approval.

After approval from the Principal, activity shall be conducted.

Activity report with good quality photographs should be sent to the concerned within 2 days of the activity.

Princip<u>al</u>

SHRI MADHWA VADIRAJA INSTITUTE OF TECHNOLOGY & MANAGEMENT

> Vishwothama Nagar, Udupi Dist. BANTAKAL - 574 115



SHRI MADHWA VADIRAJA INSTITUTE OF TECHNOLOGY AND MANAGEMENT

A Unit of Shri Sode Vadiraja Mutt Education Trust (R), Udupi Affiliated to the Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi & Recognized by Govt. of Karnataka

Mobile: 7483031199 : 0820-2589184 E-mail: ec@sode-edu.in

Phone: 0820-2589182/183

Website: www.sode-edu.in

Vishwothama Nagar, Bantakal - 574 115, Udupi, Karnataka, India

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

ACTIVITY REPORT

Academic Year	2019-20				
Name of activity	FDP on				
	VLSI Chip Design and Verification using Mentor Graphics EDA Tool				
Resource Person	Mr. Vijendra V.				
	Application Engineer, CoreEL Technologies				
Date	22-23 July 2019				
Time	9:30 am – 4:30 pm				
Venue	VLSI Lab, Dept. of ECE				
Target Audience	Faculty members of ECE department				
No. of participants	20				

The department of Electronics & Communication Engineering of SMVITM Bantakal, in association with CoreEL Technologies Bengaluru and ISTE Faculty Chapter, organized a 2-day workshop for faculty members on the topic "VLSI Chip Design and Verification using Mentor Graphics EDA tool", on 22 & 23 July 2019. Faculty members of E&C Engineering from the neighboring institutes participated in the workshop and enhanced their knowledge and skill. Mr. Vijendra V, Application Engineer from CoreEL was the resource person.

During the workshop, the participants acquired hands-on skills on the usage of latest Mentor Graphics software tools such as Questa-Sim, Leonardo, Pyxis, and Calibre, which are used in the Application Specific Integrated Circuit (ASIC) design.

Distributing the certificates to the participants, Principal of SMVITM Dr. Thirumaleshwara Bhat said that learning, re-learning and acquiring skills in latest topics should become a lifelong habit of all the faculty members. He congratulated and thanked all the external and internal participants of the workshop. Convener Dr. Balachandra Achar, coordinators Mr. Chetan R and Ms. Sowmya Bhat were present on the occasion.

> SHRI MADHWA VADIRAJA INSTITUTE OF TECHNOLOGY & MANAGEMENT Vishwothama Nagar, Udupi Dist.

BANTAKAL - 574 115



Latitude: 13.254430 Longitude:74.785653





Latitude: 13.254776 Longitude:74.785564 Principal
SHRI MADHWA VADIRAJA
INSTITUTE OF TECHNOLOGY & MANAGEMENT
Vishwothama Nagar, Udupi Dist.
BANTAKAL - 574 115

REGISTRATION FORM

2-day FDP on

VLSI Chip Design and Verification using Mentor Graphics EDA Tool

Name:
Designation:
Department:
Name of the Institute:
.,,,
Address:

Email:
Mobile:
Bank Transaction No
Date:
Bank Name:

Signature

Dr./Mr./Ms.....is Faculty / Student of our institute and is hereby permitted to attend the workshop at SMVITM Bantakal, Udupi.

Signature of Head of the Institution / Department with Seal

Chief Patron

H. H. Shri Vishwavallabha Theertha Swamiji
President, Shri Sode Vadiraja Mutt Education Trust ©
& Chairman, SMVITM Governing Council

Patrons

Shri P. Shrinivasa Tantry Vice President, SSVMET, Udupi

Shri Rathnakumar Secretary, SSVMET, Udupi

Chairman

Prof. Dr. Thirumaleshwara Bhat Principal, SMVITM, Bantakal

Convener

Dr. Balachandra Achar H. V. Professor & Head, Dept of ECE

Coordinators

Mr. Chetan R., Sr. Asst. Professor, Dept of ECE
Ms. Sowmya Bhat, Asst. Professor, Dept of ECE

Resource Persons

Mr. Vijendra V., Application Engineer

Mr. Tomin George, Sales Executive

CoreEL Technologies, Bengaluru

For Correspondence

Mob: 9481360288 Email: ec@sode-edu.in Two-Day Faculty Development Program

On

VLSI Chip Design and Verification using Mentor Graphics EDA tool

22-23 July 2019

Organized by
Department of
Electronics & Communication
Engineering



SHRI MADHWA VADIRAJA INSTITUTE OF TECHNOLOGY AND MANAGEMENT

(Accredited with grade A by NAAC)

Vishwothama Nagar, Bantakal - 574115 Udupi, Karnataka

In Association with



Frahling Fyralians

ADIGILENT & XILINX GMENIO

ABOUT THE COLLEGE

Founded in 2010 by H. H. Shri Vishwavallabha Theertha Swamiji of Shri Sode Vadiraja Mutt Udupi, Shri Madhwa Vadiraja Institute of Technology & Management (SMVITM) has carved a niche for itself in imparting quality engineering education to students in coastal Karnataka region. The campus is located at Rantakal, which is about 12 km from Udupi town and 6 km from the National Highway NH-66. The college is accredited with Grade A by the National Assessment and Accreditation Council (NAAC). The management and the academic administration have been steadfast in their commitment to make SMVITM one of the best engineering institutes in South India in the very near future.



ABOUT THE DEPARTMENT

The Department of Electronics and Communication Engineering is intent on creative and technologically advanced skill transfer to students through teaching, mentoring and counseling, it regularly organizes short-term courses, seminars, symposiums, workshops, FDPs and invited talks by eminent persons from reputed institutions and industries, to keep the students and faculty members abreast of the latest technological advances in related fields.

ABOUT CoreEL TECHNOLOGIES

CoreEL Technologies (I) Pvt Ltd is a customer Application Specific Products & Solutions company offering Intellectual Property Hardware, Software & Engineering Services to customers, enabling them to Design Manufacture and Market world class electronic products. The portfolio of offerings include IP cores, System Design, Architecture, Validation, Sustenance, Prototype Manufacturing, Next-Gen products, Semiconductor solutions & Distribution of EDA Tools. Started in 1999, CoreEL is an ISO 9001:2008 certified company headquartered at Bengaluru.

ABOUT CoreEL UNIVERSITY PROGRAM

CoreEL University Program provides Eco-System support to Indian Academia in Engineering Higher Education, in the field of Embedded Systems, thereby enabling the delivery of quality education to students. CoreEL achieves this by providing state-of-the-art products from XILINX, MENTOR GRAPHICS, MATLAB, VxWorks, Speed-goat (Rapid Controller Prototyping, Hardware-in-the-Loop simulation, and deployment) PCB Design Tools from Mentor Graphics, Analog Discovery Kits from Digilent |Analog Discovery kit can replace the conventional regulated power supply, Function Generator, Oscilloscope, and smaller parts like Breadboard etc. with one portable, compact and low cost solution!) to universities. Multiyear application engineering support on these products, Faculty and Student training, providing industry specific inputs to update the curriculum and helping universities set up Centers of Excellence in Embedded Systems arena.

TARGET AUDIENCE

Faculties from Engineering Colleges, Candidates from industries and R & D organizations, and PG Students, with Basic knowledge of HDL

REGISTRATION DETAILS

Intending participants are requested to transfer Rs. 600/- to the college account through NEFT, and send the scanned copy of duly filled Registration Form by email to ec@sode-edu.in Bank Name: Bank of Baroda, Innanje Branch A/C Nome: SMVITM Bantakal, Current Account A/C No. 16580200000081, IFSC: BARBØINNANJ

WORKSHOP CONTENTS

Day-1:

- Fundamentals of VLSI Chip Design Methodology
 - o Basics of ASIC & FPGA
- Demonstration of HDL Design flow for front end, with hands-on
- o Simulation using Modelsim
- ASIC Semi-custom methodologies with Pyxis hands-on session

o Area calculation, layout verification

Day-2:

- Full custom design flow
 - o Pyxis schematic, layout
 - o Physical verification using Calibre
- Analog and Mixed signal design and verification
 - Demo on ADMS flow, Mixed simulation & analysis, RC design

SHRI MADHWA VADIRAJA
INSTITUTE OF TECHNOLOGY & MANAGEME
Vishwothama Nagar Udupi Dist.
BANTAKAL -5/4 I15





Agenda for two days workshop on VLSI chip design & verification using Mentor Graphics EDA tool:

	DAY-1					
9:30 – 9:45	Introduction to CoreEL Technologies					
9:45 – 11:00	Fundamentals of VLSI chip design methodology					
	Basics of ASIC & FPGA					
	 Concepts of HDL design and verification for front end 					
	 Synthesis technique overview w.r.t. ASIC & FPGA 					
	 Details of ASIC foundry & technology 					
	Concepts of DFT and DFT verification					
11:00 -11:15	Tea Break					
11:15 – 13:00	Demo on HDL Design flow for front end					
	Hands on Session					
	HDL designer tool flow					
	Simulation using Modelsim/Questasim					
	Synthesis using Leonardo tool					
Lunch Break						
14:00 – 16:00	ASIC Semi-custom methodologies					
	Hands on session					
	Pyxis Layout					
	 Calculating Area, Timing & Power & optimizing 					
	 Layout verification methodologies (DRC,LVS,PEX,DFM,PERC) 					
	 Post-layout verification or Back annotation & exporting to GDSII 					
	Design for Testability					
	 Layout verification (DRC,LVS,PEX,DFM,PERC) 					

Principal
SHRI MADHWA VADIRAJA
INSTITUTE OF TECHNOLOGY & MANAGEMENT
Vishwothama Nagar Udupi Dist.
BANTAKAL-5-4 115

	Day-2
9:30 - 11:00	Full Custom Design flow Pyxis Schematic Pre Layout simulation
11:00 – 11:15	Tea Break
	Hands on Session
	 Pyxis Layout Physical Verification using Calibre(DRC, LVS, Parasitics) Calibre RVE
13:00 - 14:00	Lunch
	Post Layout Simulation(Back annotation)
14:00 - 14:30	Analog Digital Mixed design & verification
	Demo on ADMS flow
	Mixed simulation & analysis
	RC design Guidelines & methodologies
14:30 - 16:30	Hands on & Q&A Session

Principal
SHRI MADHWA VADIRAJA
INSTITUTE OF TECHNOLOGY & MANAGEMENT
Vishwothama Nagar, Udupi Dist.
BANTAKAL - 574 115



SHRI MADHWA VADIRAJA INSTITUTE OF TECHNOLOGY AND MANAGE

A Unit of Shri Sode Vadiraja Mutt Education Trust (R), Udupi Affiliated to the Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi & Recognized by Govt. of Karnataka

Phone: 0820-25891 Mobile: 74830 31199 Fax : 0820-25891

E-mail: ec@sode-e Website: www.sode-

Vishwothamanagar, Bantakal – 574 115, Udupi, Karnataka, India

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

ATTENDANCE

EVENT: FDP on VLSI Chip Design & Verification using Mentor Graphics EDA Tool

Dates: 22 & 23 Jul 2019

Venue: VLSI Lab, ECE Block, SMVITM

Resource Person: Mr. Vijendra V., Application Engineer, CoreEL Technologies, Bengaluru

#	Name	Institution	22/7/19 FN	22/7/19 AN	23/7/19 FN	23/7/19 AN
1	CHARISHMA	NMAMIT	Chaude	Tobarra	Chambre	
2	NIJU RAJAN	NMAMIT	Label	303	1300	100
3	MANOJ KUMAR K.	MITK	n-it-sh	u itak	12/12	Jen)
4	SOOKSHMA ADIGA	MITK	Paa.	Be .	Rusle	agla
5	BALACHANDRA ACHAR	SMVITM	902	CANY	Share	Odo
6	CHETAN R	SMVITM	Un-	1	W TO	TWE -
7	SOWMYA BHAT	SMVITM	Sommit	Sminn,	Bommin	Onum
8	ARUN UPADHYAYA	SMVITM	(P) Sn }	BS	RR	Somm?
9	SHASHIKALA R	SMVITM	Stous	Boils	Pail	Hay.
10	KRISHNA KUMAR	SMVITM	K18."	Way	10 m	- APOLINE - June
11	SACHIN PRABHU	SMVITM	**	A	0	a
12	VRUNDA ADKAR	SMVITM	Will	THE THE PARTY OF T	11100	- WM
13	GANESH SHETTY	SMVITM	Cont	Che	Ph	- VIII
14	SHAREEN NORONHA	SMVITM	@orong	0.	A robe	O Do
15	LAXMI SHETTY	SMVITM	NOXDI.	(goloczó	@ o rorde	(oron
1.6	RAJASHREE NAMBIAR	SMVITM	8/		MAIN	Amin
17	SANDESH KUMAR	SMVITM	San	Gu-	+Valuation+	
18	RAGHAVENDRA RAO	SMVITM	la de	P. J		- Cen-
9	AVINASH N. J.	SMVITM	NA B	TAS)	Kent	Kent of
0	RENITA PINTO	SMVITM	NIE	NIT .	NH	MI

COORDINATOR-1 Chetan. R

COORDINATOR-2 SOWMYA BHAT

Principal SHRI MADHWA VADIRAJA INSTITUTE OF TECHNOLOGY & MANAGEMEN

Vishwothama Nagar, Udupi Dist. BANTAKAL - 574 115



SHRI MADHWA VADIRAJA INSTITUTE OF TECHNOLOGY AND MANAGEMENT

A Unit of Shri Sode Vadiraja Mutt Education Trust (R), Udupi Affiliated to the Visvesvaraya Technological University, Belagavi Approved by AICTE, New Delhi & Recognized by Govt. of Karnataka

Mobile: 7483031199 Fax : 0820-2589184 E-mail: ec@sode-edu.in Website: www.sode-edu.in

Phone: 0820-2589182/183

Vishwothamanagar, Bantakal - 574 115, Udupi, Karnataka, India

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

Dr. H. V. Balachandra Achar Professor & Head

23 July 2019

Mr. Vijendra V. **Application Engineer** CoreEL Technologies Bengaluru

Dear Sir

Subject:

Letter of gratitude

On behalf of Shri Madhwa Vadiraja Institute of Technology & Management Bantakal, I would like to express our wholehearted thanks to you for conducting a 2-day workshop on the topic "VLSI chip design & verification using Mentor Graphics EDA tool", in the college on 22 & 23 July 2019. The participants were greatly benefitted by the workshop. We look forward for your continued support in the future too.

Thanking you

Balachandra Achar

SHRI MADHWA VADIRAJA institute of technology & management Vishwothama Nagar, Udupi Dist.

BANTAKAL-574 115

Feedback

Timestamp	The contents of the FDP lived up to my expectations	The presentati ons were clear and well-organized	The resource person stimulated your interest in the topic	The resource person managed the time well	The hands- on was adequate to learn the topic	The coordinato rs and lab instructors helped well in case of any difficulties	were	What aspects of the FDP were most useful to you?	Any suggestion s for improvem ents in future?
2019/07/24	4	4	3	3	4	4	4	content, ha	ndson
2019/07/24	5	5	5	5	5	5	5	Hands-on	Nil
2019/07/24	4	4	5	4	4	5	4		
2019/07/24	4	4	5	4	5		4		
2019/07/24	4	3	3	4	4	5	4	Placing and	Nil
2019/07/24	4	4	5	5	5	5	5		
2019/07/24	5	5	5	4	5	5	5		
2019/07/24	4	4	4	3	4	5	Commence of the Commence of th	hands on	
26_3/07/24	5	5	5	4	5	5	5	Full custom	Nil
2019/07/24	4	4	4	4	4	5	5	Full custom	design
2019/07/24	5	5	5	4	4	5	5	Questasim,	Nil
2019/07/24	. 4	5	4.	5	4	5	5		
2019/07/24	4	4	4	4	4	4	4		
2019/07/24	. 4	4	4	4	4	4	Granista constitutiva contra c	Usage of Le	onardo Spec
2019/07/24	6 5	4	4	4	5	4	5	Hands-on	
2019/07/26	5	5	5	4	5	5	5	Hands on pa	art was inter

Principal
SHRI MADHWA VADIRAJA
INSTITUTE OF TECHNOLOGY & MANAGEMENT
Vishwothama Nagar, Udupi Dist.
BANTAKAL - 574 115