**Leakage Power Reduction in CMOS VLSI 16bit circuits for MTCMOS**

**Kailas**

**Associate Professor, Department of E&CE**

**Sharnbasva University Kalaburagi**

**Abstract:** configuration can diminish the intricacy of spillage current and force dissemination just as demolish the postponement of rationale circuits while entryway or rest transistor in dynamic area. In LCT which is spillage control transistor (LECTOR) constrained by another source. About MTCMOS based CMOS rationale doors are gives low spillage by utilizing high limit voltage (Vt) rest transistors. In existing framework, NAND entryway is planned with the assistance of over two strategies and it’s reenacted with CMOS innovation. From MTCMOS which is structured with gating transistors for lessening deferral of intensity gated circuits during dynamic mode. In proposed framework, we planned 16 piece multiplier utilizing LECTOR and MTCMOS based CMOS door of NAND and it’s recreated for 65nm and 90nm CMOS innovation at different inventory voltage. This multiplier is created by utilizing half viper and Full snake which both are structured with above system based NAND rationale. Therefore the outcomes demonstrate a spillage voltage decrease. It’s executed in Tanner EDA and demonstrated correlation of AC and DC.

1. **Introduction**

 In CMOS circuits, the decrease of the edge voltage because of voltage scaling prompts increment in sub limit spillage current and consequently static force dissemination. We propose a novel system called LECTOR for structuring CMOS entryways which fundamentally chops down the spillage current without expanding the dynamic force dispersal. In the proposed method, we present two spillage control transistors (a p-type and a n-type) inside the rationale door for which the entryway terminal of every spillage control transistor (LCT) is constrained by the wellspring of the other. Right now, of the LCTs is constantly "close to its cutoff voltage" for any info mix. This expands the obstruction of the way from to ground, prompting huge decline in spillage flows. The entryway level net rundown of the given circuit is first changed over into a static CMOS complex door usage and afterward LCTs are acquainted with acquires a spillage controlled circuit.

 The critical component of LECTOR is that it works adequately in both dynamic and inert conditions of the circuit, bringing about better spillage decrease contrasted with different procedures. Further, the proposed procedure defeats the impediments presented by other existing techniques for spillage decrease. Trial results demonstrate a normal spillage decrease of 79.4% for MCNC'91 benchmark circuits.

 The essential thought behind our methodology for decrease of spillage power is the successful stacking of transistors in the way from supply voltage to ground. This depends on the perception made that "a state with more than one transistor OFF in a way from supply voltage to ground is far less defective than a state with just a single transistor OFF in any stockpile to ground way." In our strategy, we present two spillage control transistors (LCTs) in each CMOS entryway to such an extent that one of the LCTs is close to its cutoff area of activity. We delineate our spillage Control Transistor method (LECTOR) with the instance of a NAND entryway. A CMOS NAND door with the expansion of two spillage control transistors.

 Two spillage control transistors LCT1 (PMOS) and LCT2 (NMOS) are presented between the hubs and of the draw up and pull-down rationale of the NAND door. The channel hubs of the transistors LCT1 and LCT2 and are associated together to frame the yield hub of the NAND entryway. The source hubs of the transistors are associated with hubs and of pull-up and pull-down rationale, individually. The exchanging of transistors LCT1 and LCT2 and are constrained by the voltage possibilities at hubs N2 and N1 separately. This wiring design guarantees that one of the LCTs is constantly close to its cutoff area, independent of the information vector applied to the NAND entryway.

1. **Work carried**

 There are major problems on power dissipation, speed and cost, and proper research is needed to achieve these goals. Communications, portable devices in hospitals, applications in mobile communication and laptops, as well as VLSI circuit design will have a higher heat sink and higher number of transistors for temperature as these quantities may reduce the physical and physical dimensions. -Met technologies increase the power dissipation due to reduced scale size and problem management is very difficult, as well as the increase in temperature is necessary to maintain the temperature cooling facility hence the cost also increases.

**MTCOMS:**

 Multi-Threshold CMOS (MTCMOS) power gating is a design technique in which a power gating transistor is connected between a logic transistor and either a power or ground, thus creating a virtual supply rail or a virtual ground rail, respectively. Power gating transistor sizing, transistor (sleep mode to active mode) current, short circuit current and transition time are the design issues for power gating design. The use of a power gating design delays overhead in active mode. If both the NMOS and PMOS sleep transistors are used in power gating, the delay overhead will increase. This paper proposes a design approach to delay the logic circuits during active mode. This procedure limits the current maximum value of the transmission to the specified value and eliminates the short circuit current. The experiment results showed a 16.83% decrease in the wavelength. Were the makers of multi-threshold CMOS (MTCMOS) circuits. For low logical voltage low threshold voltage transistors that are fast and have high sub-component leakage current. High threshold transistors, which are slow and have low sub threshold leakage current, are used as sleep transistors. Propagation delay is given by TPD and sub threshold leakage current lleakage.

TpdαCLVdd / (Vdd – Vx – Vt)α ……(1)

Ileakage = (W/W0) I0(Vgs-Vt)/s .........(2)

 Where CL is the total load capacitance, VDD is the supply voltage, VX is the voltage drop on the sleep transistor, V is the threshold voltage, W is the width, VGS is the gate of the source voltage, S is the subthreshold slope and A is a constant model of short channel effect. It can be deduced that the low threshold voltage transistors are fast and high subthreshold leakage is present. Similarly high threshold voltage transistors are slower and have lower subthreaded hold.

 **Image 1.1 LECTOR Approach**

1. **ONFIC Approach:**The ONFIC approach method also inserts additional transistors of logic circuits between the pull up and pull down circuit (network) logic circuits, the proper method of focusing on the transmission delay at the reduced circuit level in order to increase efficiency and turn on the leak. The block consists of one PMOS and the second NMOS transistor and accordingly the block operates on or off position and both conditions is satisfied. In the first position two transistors are in linear region, in the same way both transistors are in cut off mode in the block off state. Thus, this technique facilitates high and low logical levels of accuracy in output for both standby mode and both standby mode.



**Figure 1.2 ONOFIC Approach**

1. **ZIGZAG Approach:**When the circuit operates in sleep mode to reduce the floating gate output and save the circuit condition for the predefined input vector zigzag approach. The zigzag approach is the difference between a sleep patterns. In Zigzag we place an ultra-netting sleep transistor on a specific pull-up or pull-down network for a predefined input vector to protect the specific position of the circuit. The zigzag method minimizes the wake-up diffusion delay by the sleep transistor as shown in fig. If the output is '1' then the NMOS sleep transistor is placed on the respective pull-down network and if the output is '0' then the PMOS sleep transistor is placed on the respective pull-up network. The state was saved and the delay was reduced.

**Figure 1.3 Zigzac Approach**



1. **Result and Discussion**

**Table 1.1 Result and Discussion 16bit**

|  |
| --- |
| **MTCMOS** |
| **Technology** | 90nm | 90nm | 65nm | 65nm |
| **Input voltage (V)** | 1.5 | 1.6 | 1.5 | 1.6 |
| **Output voltage (V)** | 1.5 | 1.6 | 1.5 | 1.6 |
| **Power (mW)** | 0.3826761 | 0.4431319 | 0.3080729 | 0.3647051 |
| **Transistor count** | 11641 |
| **Area (mm2)** | 1.097654336 | 0.572541922 |

**Conclusion**

 While there have been several papers studied to understand what the leakage energy dissipation parameter and methodology effect are, the present study provides suitable alternatives to the leakage power minimization technique for a particular application through a VLSI circuit. To solve the problem, several approaches have been implanted and many more are still in the works. Therefore, designers have to choose specific techniques as per the requirements of the applications and products. In this paper, we have introduced several leakage reduction techniques. We conclude that a new approach is needed to reduce the power of leakage than the previously introduced technique.

**References**

1. Bargav K N and Suresh T on “Advanced Communication Control and Computing Technologies”, (ICACCCT) pp154-159 2014 IEEE International Conference.E. P. Wigner, “Theory of traveling-wave optical laser,” Phys. Rev., vol. 134, pp. A635–A646, Dec. 1965.
2. Park J.C. and Mooney V. J, “ study of Sleepy stack leakage reduction for CMOS cicuits” IEEE Trans. VLSI Systems, vol. 14, no. 11, pp. 1251- 1263, Nov. 2007.
3. Wang, and A and Chandrakasan,B. “Modeling and sizing for minimum energy operation in sub-threshold circuits”, IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1779–1786, Sept- 2005.
4. ChaudhurySaurabh and Rohit Lorenzo, “A New Low Leakage and High Speed Technique For CMOS Circuits” IEEE 2014 978-1-4799-4939-7/14.
5. Somkwar Ajay Kumar and Anjana. R “Analysis Of Sub Threshold Leakage Techniques In Deep Sub Micron Regime For CMOS VLSI Circuits” IEEE-2013 978-1-4673-5301-4/13
6. Khosrow, A, Sina, H, Milad, Z. H and Roghayeh, S., “Novel low power T-cell sub-threshold SRAM with improved read-SNM " 81th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DITS)," -2013.
7. Hamid Roy, K and Saibal M.," Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Sub micro-meter CMOS Circuits", Proceedings of the IEEE, Vol. 91, No. 2, February 2003
8. Sulistyo, and J.Band Ha, D.S, A New Characterization Method for Delay and Power Dissipation of Standard Library Cells, in Proc. Int. Conf. VLSI Design, Jan., pp. 667-678. (2002
9. S. Uppalapati , “Low Power Design of Standard Cell Digital VLSI Circuits, Master's” Thesis, Rutgers University, Dept. of ECE, New Brunswick, NJ, Oct.2004
10. A Schimpfle, Wroblewski, C and Nassek, J.A.” Automated Transistor Sizing Algorithm for Minimizing Spurious Switching Activities in CMOS Circuits,” Proc. Int. Symp. Circuits and Systems. (2000)
11. Zhang,Y.,Hu, X., and Chen, D.Z.), Cell Selection from Technology Libraries for Minimizing Power, Proc. of the Design Automation Conf., Jun., pp. 609-614. (2001)NC State University Cadence Tool Information, http://www.cadence.ncsu.edu/.
12. Sesuini and A REIT Berkeley Predictive Technology Model (BPTM),
13. Sato, D. Sylvester, Y. Cao, T M. Orshansky, and Chi. Hu., “New paradigm of predictive MOSFET and interconnect modeling for early circuit design,”. Proceeding of IEEE Custom Integrated Circuits Conference, pp. 200-205, June 2000.
14. Chandrakasan J. Kao and A, "MTCMOS sequential circuits," Solid-State Circuits Conference, Proceedings of European pp 332- 335, September 2001
15. Se Hun Kim and Vincent” Sleepy Keeper: a New Approach to Low-leakage Power VLSI Design” School of Electrical and Computer Engineering Georgia Institute of Technology Atlanta, GA USA, pp. 90-95, July 2006.